

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 *            Zvector E6 instruction tests for VRS-d encoded:
				5 *
				6 *            E637 VLRLR   - VECTOR LOAD RIGHTMOST WITH LENGTH (reg)
				7 *
				8 *            James Wekel June 2024
				9 *****
				10
				11 *****
				12 *
				13 *            basic instruction tests
				14 *
				15 *****
				16 *    This program tests proper functioning of the z/arch E6 VRS-d vector
				17 *    load rightmost with length (reg). Exceptions are not tested.
				18 *
				19 *    PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				20 *    obvious coding errors. None of the tests are thorough. They are
				21 *    NOT designed to test all aspects of any of the instructions.
				22 *
				23 *****
				24 *
				25 *    *Testcase zvector-e6-08-VLRLR: VECTOR E6 VRS-d VLRLR instruction
				26 *    *
				27 *    *        Zvector E6 tests for VRS-d encoded instructions:
				28 *    *
				29 *    *        E637 VLRLR   - VECTOR LOAD RIGHTMOST WITH LENGTH (reg)
				30 *    *
				31 *    *    # -----
				32 *    *    #    This tests only the basic function of the instruction.
				33 *    *    #    Exceptions are NOT tested.
				34 *    *    # -----
				35 *    *
				36 *    main size        2
				37 *    numcpu           1
				38 *    sysclear
				39 *    arch1vl        z/Arch
				40 *
				41 *    diag8cmd    enable    # (needed for messages to Hercules console)
				42 *    loadcore    "\$(testpath)/zvector-e6-08-VLRLR.core" 0x0
				43 *    diag8cmd    disable   # (reset back to default)
				44 *
				45 *    *Done
				46 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
48				*****
49	*			FCHECK Macro - Is a Facility Bit set?
50	*			
51	*			If the facility bit is NOT set, an message is issued and
52	*			the test is skipped.
53	*			
54	*			Fcheck uses R0, R1 and R2
55	*			
56	* eg.			FCHECK 134, 'vector-packed-decimal'
57	*****			*****
58				MACRO
59				FCHECK &BITNO, &NOTSETMSG
60	. *			&BITNO : facility bit number to check
61	. *			&NOTSETMSG : 'facility name'
62		LCLA	&FBBYTE	Facility bit in Byte
63		LCLA	&FBBIT	Facility bit within Byte
64				
65		LCLA	&L(8)	
66	&L(1)	SetA	128, 64, 32, 16, 8, 4, 2, 1	bit positions within byte
67				
68	&FBBYTE	SETA	&BITNO/8	
69	&FBBIT	SETA	&L((&BITNO-(&FBBYTE*8))+1)	
70	. *	MNOTE	0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
71				
72		B	X&SYSNDX	
73	*			Fcheck data area
74	*			skip messgae
75	SKT&SYSNDX DC	C'		Skipping tests: '
76		DC	C&NOTSETMSG	
77		DC	C' facility (bit &BITNO) is not installed.'	
78	SKL&SYSNDX EQU	*	- SKT&SYSNDX	
79	*			facility bits
80		DS	FD	gap
81	FB&SYSNDX DS	4FD		
82		DS	FD	gap
83	*			
84	X&SYSNDX EQU *			
85		LA	R0, ((X&SYSNDX- FB&SYSNDX)/8)-1	
86		STFLE	FB&SYSNDX	get facility bits
87				
88		XGR	R0, R0	
89		IC	R0, FB&SYSNDX+&FBBYTE	get fbit byte
90		N	R0, =F' &FBBIT'	is bit set?
91		BNZ	XC&SYSNDX	
92	*			
93	* facility bit not set, issue message and exit			
94	*			
95		LA	R0, SKL&SYSNDX	message length
96		LA	R1, SKT&SYSNDX	message address
97		BAL	R2, MSG	
98				
99		B	EOJ	
100	XC&SYSNDX EQU *			
101			MEND	



LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				123 *****
				124 *                    The actual "ZVE6TST" program itself...
				125 *****
				126 *
				127 *    Architecture Mode: z/Arch
				128 *    Register Usage:
				129 *
				130 *    R0            (work)
				131 *    R1-4        (work)
				132 *    R5           Testing control table - current test base
				133 *    R6- R7      (work)
				134 *    R8           First base register
				135 *    R9           Second base register
				136 *    R10          Third base register
				137 *    R11          E6TEST call return
				138 *    R12          E6TESTS register
				139 *    R13          (work)
				140 *    R14          Subroutine call
				141 *    R15          Secondary Subroutine call or work
				142 *
				143 *****
00000200		00000200		145            USING    BEGIN, R8            FIRST Base Register
00000200		00001200		146            USING    BEGIN+4096, R9        SECOND Base Register
00000200		00002200		147            USING    BEGIN+8192, R10       THIRD Base Register
				148
00000200	0580			149 BEGIN       BALR    R8, 0            Inititalize FIRST base register
00000202	0680			150            BCTR    R8, 0            Inititalize FIRST base register
00000204	0680			151            BCTR    R8, 0            Inititalize FIRST base register
				152
00000206	4190 8800		00000800	153            LA        R9, 2048(, R8)       Inititalize SECOND base register
0000020A	4190 9800		00000800	154            LA        R9, 2048(, R9)       Inititalize SECOND base register
				155
0000020E	41A0 9800		00000800	156            LA        R10, 2048(, R9)       Inititalize THIRD base register
00000212	41A0 A800		00000800	157            LA        R10, 2048(, R10)       Inititalize THIRD base register
				158
00000216	B600 8294		00000494	159            STCTL    R0, R0, CTLR0       Store CRO to enable AFP
0000021A	9604 8295		00000495	160            OI        CTLR0+1, X' 04'       Turn on AFP bit
0000021E	9602 8295		00000495	161            OI        CTLR0+1, X' 02'       Turn on Vector bit
00000222	B700 8294		00000494	162            LCTL    R0, R0, CTLR0       Reload updated CRO
				163
				164 *****
				165 * Is Vector packed-decimal facility installed (bit 134)
				166 *****
				167
00000226	47F0 80B0		000002B0	168            FCHECK 134, ' vector-packed- decimal '
				169+            B        X0001
				170+*                                    Fcheck data area
				171+*                                    skip messgae
0000022A	40404040 40404040			172+SKT0001    DC       C'                    Skipping tests: '
00000244	A58583A3 96996097			173+            DC       C' vector-packed-decimal '
00000259	40868183 899389A3			174+            DC       C' facility (bit 134) is not installed. '
		00000054	00000001	175+SKL0001    EQU       *- SKT0001
				176+*                                    facility bits
00000280	00000000 00000000			177+            DS       FD                    gap
00000288	00000000 00000000			178+FB0001    DS       4FD



LOC	OBJECT	CODE	ADDR1	ADDR2	STMT	
					197	*****
					198	*                    Do tests in the E6TESTS table
					199	*****
					200	
000002D8	58C0	82A0		000004A0	201	L        R12, =A(E6TESTS)        get table of test addresses
			000002DC	00000001	202	
000002DC	5850	C000		00000000	203	NEXTE6    EQU        *
000002E0	1255				204	L        R5, 0(0, R12)        get test address
000002E2	4780	816C		0000036C	205	LTR      R5, R5        have a test?
					206	BZ        ENDTEST        done?
					207	
000002E6			00000000		208	USING    E6TEST, R5
					209	
000002E6	4800	5004		00000004	210	LH        R0, TNUM        save current test number
000002EA	5000	8E04		00001004	211	ST        R0, TESTING        for easy reference
					212	
000002EE	E710	8EC0	0006	000010C0	213	VL        V1, V1FUDGE
000002F4	58B0	5000		00000000	214	L        R11, TSUB        get address of test routine
000002F8	05BB				215	BALR     R11, R11        do test
					216	
			000002FA	00000001	217	TESTREST EQU        *
000002FA	E310	501C	0014	0000001C	218	LGF       R1, READDR        get address of expected result
00000300	D50F	8EA0	1000	00000000	219	CLC       V10OUTPUT, 0(R1)       valid?
00000306	4770	8112		00000312	220	BNE       FAILMSG        no, issue failed message
					221	
0000030A	41C0	C004		00000004	222	LA        R12, 4(0, R12)        next test address
0000030E	47F0	80DC		000002DC	223	B        NEXTE6

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				225	*****
				226	* result not as expected:
				227	* issue message with test number, instruction under test
				228	* and instruction l2
				229	*****
		00000312	00000001	230	FAILMSG EQU *
00000312	4820 5004		00000004	231	LH R2, TNUM get test number and convert
00000316	4E20 8E74		00001074	232	CVD R2, DECNUM
0000031A	D211 8E5E 8E48	0000105E	00001048	233	MVC PRT3, EDIT
00000320	DE11 8E5E 8E74	0000105E	00001074	234	ED PRT3, DECNUM
00000326	D202 8E18 8E6B	00001018	0000106B	235	MVC PRTNUM(3), PRT3+13 fill in message with test #
				236	
0000032C	D207 8E33 5010	00001033	00000010	237	MVC PRTNAME, OPNAME fill in message with instruction
				238	
00000332	B982 0022			239	XGR R2, R2 get L2 as U32
00000336	5820 5008		00000008	240	L R2, L2
0000033A	4E20 8E74		00001074	241	CVD R2, DECNUM and convert
0000033E	D211 8E5E 8E48	0000105E	00001048	242	MVC PRT3, EDIT
00000344	DE11 8E5E 8E74	0000105E	00001074	243	ED PRT3, DECNUM
0000034A	D202 8E44 8E6B	00001044	0000106B	244	MVC PRTL2(3), PRT3+13 fill in message with l2 field
				245	
00000350	4100 0040		00000040	246	LA R0, PRTLNG message length
00000354	4110 8E08		00001008	247	LA R1, PRTLNE messagfe address
00000358	45F0 817A		0000037A	248	BAL R15, RPTERROR
				250	*****
				251	* continue after a failed test
				252	*****
		0000035C	00000001	253	FAILCONT EQU *
0000035C	5800 82A4		000004A4	254	L R0, =F' 1' set GLOBAL failed test indicator
00000360	5000 8E00		00001000	255	ST R0, FAILED
				256	
00000364	41C0 C004		00000004	257	LA R12, 4(0, R12) next test address
00000368	47F0 80DC		000002DC	258	B NEXTE6
				260	*****
				261	* end of testing; set ending psw
				262	*****
		0000036C	00000001	263	ENDTEST EQU *
0000036C	5810 8E00		00001000	264	L R1, FAILED did a test fail?
00000370	1211			265	LTR R1, R1
00000372	4780 8278		00000478	266	BZ EOJ No, exit
00000376	47F0 8290		00000490	267	B FAILTEST Yes, exit with BAD PSW
				268	







LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				333	*****
				334	*            Normal completion or Abnormal termination PSWs
				335	*****
00000468	00020001 80000000			337	E0JPSW    DC    OD' 0' , X' 0002000180000000' , AD(0)
00000478	B2B2 8268		00000468	339	E0J            LPSWE E0JPSW            Normal completion
00000480	00020001 80000000			341	FAILPSW    DC    OD' 0' , X' 0002000180000000' , AD(X' BAD' )
00000490	B2B2 8280		00000480	343	FAILTEST    LPSWE FAILPSW            Abnormal termination
				345	*****
				346	*            Working Storage
				347	*****
00000494	00000000			349	CTLRO       DS    F            CRO
00000498	00000000			350	DS    F
0000049C				352	LTORG ,            Literals pool
0000049C	00000002			353	=F' 2'
000004A0	00001370			354	=A(E6TESTS)
000004A4	00000001			355	=F' 1'
000004A8	0000			356	=H' 0'
000004AA	005F			357	=AL2(L' MSGMSG)
				358	
				359	*            some constants
				360	
	00000400	00000001		361	K            EQU    1024            One KB
	00001000	00000001		362	PAGE        EQU    (4*K)            Size of one page
	00010000	00000001		363	K64         EQU    (64*K)            64 KB
	00100000	00000001		364	MB          EQU    (K*K)            1 MB
				365	
	AABBCCDD	00000001		366	REG2PATT    EQU    X' AABBCCDD'        Polluted Register pattern
	000000DD	00000001		367	REG2LOW    EQU            X' DD'        (last byte above)











LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				518 *****	
				519 *            E6 VRS_D tests	
				520 *****	
00001100		00000000	0000139B	521 ZVE6TST    CSECT ,	
				522            DS        0F	
				524            PRINT DATA	
				525 *	
				526 *            E637 VLRLR   - VECTOR LOAD RIGHTMDST WITH LENGTH (reg)	
				527 *	
				528 *            VRS_D instr, l2	
				529 *                    followed by	
				530 *                    v1       - 16 byte expected result	
				531 *                    source - 16 byte source from which to get	
				532 *                                    L2+1 (up to 16) bytes	
				533	
				534 * -----	
				535 *VLRLR   - VECTOR LOAD RIGHTMDST WITH LENGTH (reg)	
				536 * -----	
				537 * VLRLR simple	
				538	
				539            VRS_D VLRLR, 0	1-byte
00001100				540+            DS        0FD	
00001100		00001100		541+            USING *, R5	base for test data and test routine
00001100	00001120			542+T1            DC        A(X1)	address of test routine
00001104	0001			543+            DC        H' 1'	test number
00001106	00			544+            DC        X' 00'	
00001107	00			545+            DC        X' 00'	
00001108	00000000			546+            DC        F' 0'	12
0000110C	00001148			547+EA2_1        DC        A(RE1+16)	addr of 16-byte source
00001110	E5D3D9D3   D9404040			548+            DC        CL8' VLRLR'	instruction name
00001118	00000010			549+            DC        A(16)	result length
0000111C	00001138			550+REA1        DC        A(RE1)	result address
				551+*	INSTRUCTION UNDER TEST ROUTINE
00001120				552+X1            DS        0F	
00001120	5810 5008		00000008	553+            l            R1, L2	get number of bytes to load
00001124	5820 500C		0000000C	554+            L            R2, EADDR	get address of source
00001128	E601 2000 1037		00000000	555+            VLRLR V1, R1, 0(R2)	test instruction
0000112E	E710 8EA0 000E		000010A0	556+            VST        V1, V10	OUTPUT save result
00001134	07FB			557+            BR        R11	return
00001138				558+RE1        DC        0F	
00001138				559+            DROP     R5	
00001138	00000000 00000000			560            DC        XL16' 00000000000000000000000000000022'	V1
00001140	00000000 00000022				
00001148	22000000 00000000			561            DC        XL16' 22000000000000000000000000000023C'	source
00001150	00000000 0000023C				
				562	
				563            VRS_D VLRLR, 1	
00001158				564+            DS        0FD	
00001158		00001158		565+            USING *, R5	base for test data and test routine
00001158	00001178			566+T2            DC        A(X2)	address of test routine
0000115C	0002			567+            DC        H' 2'	test number
0000115E	00			568+            DC        X' 00'	
0000115F	00			569+            DC        X' 00'	
00001160	00000001			570+            DC        F' 1'	12





LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				623+*		INSTRUCTION UNDER TEST ROUTINE	
00001228				624+X4	DS	OF	
00001228	5810 5008		00000008	625+	I	R1, L2	get number of bytes to load
0000122C	5820 500C		0000000C	626+	L	R2, EADDR	get address of source
00001230	E601 2000 1037		00000000	627+	VLRLR	V1, R1, 0(R2)    test	instruction
00001236	E710 8EA0 000E		000010A0	628+	VST	V1, V10UTPUT	save result
0000123C	07FB			629+	BR	R11	return
00001240				630+RE4	DC	OF	
00001240				631+	DROP	R5	
00001240	00223344 55667788			632	DC	XL16' 00223344556677880000000000000002'	V1
00001248	00000000 00000002						
00001250	22334455 66778800			633	DC	XL16' 2233445566778800000000000000023C'	source
00001258	00000000 0000023C						
				634			
00001260				635	VRS_D	VLRLR, 15	
00001260		00001260		636+	DS	OFD	
00001260	00001280			637+	USING	*, R5	base for test data and test routine
00001264	0005			638+T5	DC	A(X5)	address of test routine
00001266	00			639+	DC	H' 5'	test number
00001267	00			640+	DC	X' 00'	
00001268	0000000F			641+	DC	X' 00'	
0000126C	000012A8			642+	DC	F' 15'	12
00001270	E5D3D9D3 D9404040			643+EA2_5	DC	A(RE5+16)	addr of 16-byte source
00001278	00000010			644+	DC	CL8' VLRLR'	instruction name
0000127C	00001298			645+	DC	A(16)	result length
				646+REA5	DC	A(RE5)	result address
				647+*			INSTRUCTION UNDER TEST ROUTINE
00001280				648+X5	DS	OF	
00001280	5810 5008		00000008	649+	I	R1, L2	get number of bytes to load
00001284	5820 500C		0000000C	650+	L	R2, EADDR	get address of source
00001288	E601 2000 1037		00000000	651+	VLRLR	V1, R1, 0(R2)    test	instruction
0000128E	E710 8EA0 000E		000010A0	652+	VST	V1, V10UTPUT	save result
00001294	07FB			653+	BR	R11	return
00001298				654+RE5	DC	OF	
00001298				655+	DROP	R5	
00001298	22334455 66778800			656	DC	XL16' 2233445566778800000000000000023C'	V1
000012A0	00000000 0000023C						
000012A8	22334455 66778800			657	DC	XL16' 2233445566778800000000000000023C'	source
000012B0	00000000 0000023C						
				658			
000012B8				659	VRS_D	VLRLR, 32	check r3>15
000012B8		000012B8		660+	DS	OFD	
000012B8	000012D8			661+	USING	*, R5	base for test data and test routine
000012BC	0006			662+T6	DC	A(X6)	address of test routine
000012BE	00			663+	DC	H' 6'	test number
000012BF	00			664+	DC	X' 00'	
000012C0	00000020			665+	DC	X' 00'	
000012C4	00001300			666+	DC	F' 32'	12
000012C8	E5D3D9D3 D9404040			667+EA2_6	DC	A(RE6+16)	addr of 16-byte source
000012D0	00000010			668+	DC	CL8' VLRLR'	instruction name
000012D4	000012F0			669+	DC	A(16)	result length
				670+REA6	DC	A(RE6)	result address
				671+*			INSTRUCTION UNDER TEST ROUTINE
000012D8				672+X6	DS	OF	
000012D8	5810 5008		00000008	673+	I	R1, L2	get number of bytes to load
000012DC	5820 500C		0000000C	674+	L	R2, EADDR	get address of source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000012E0	E601 2000 1037		00000000	675+	VLRLR	V1, R1, 0(R2)	test instruction
000012E6	E710 8EA0 000E		000010A0	676+	VST	V1, V10	OUTPUT save result
000012EC	07FB			677+	BR	R11	return
000012F0				678+RE6	DC	0F	
000012F0				679+	DROP	R5	
000012F0	22334455 66778800			680	DC	XL16' 22334455667788000000000000000023C'	V1
000012F8	00000000 0000023C						
00001300	22334455 66778800			681	DC	XL16' 22334455667788000000000000000023C'	source
00001308	00000000 0000023C						
				682			
				683	VRS_D	VLRLR, 999	check r3>15
00001310				684+	DS	0FD	
00001310		00001310		685+	USING	*, R5	base for test data and test routine
00001310	00001330			686+T7	DC	A(X7)	address of test routine
00001314	0007			687+	DC	H' 7'	test number
00001316	00			688+	DC	X' 00'	
00001317	00			689+	DC	X' 00'	
00001318	000003E7			690+	DC	F' 999'	12
0000131C	00001358			691+EA2_7	DC	A(RE7+16)	addr of 16-byte source
00001320	E5D3D9D3 D9404040			692+	DC	CL8' VLRLR'	instruction name
00001328	00000010			693+	DC	A(16)	result length
0000132C	00001348			694+REA7	DC	A(RE7)	result address
				695+*			INSTRUCTION UNDER TEST ROUTINE
00001330				696+X7	DS	0F	
00001330	5810 5008		00000008	697+	l	R1, L2	get number of bytes to load
00001334	5820 500C		0000000C	698+	L	R2, EADDR	get address of source
00001338	E601 2000 1037		00000000	699+	VLRLR	V1, R1, 0(R2)	test instruction
0000133E	E710 8EA0 000E		000010A0	700+	VST	V1, V10	OUTPUT save result
00001344	07FB			701+	BR	R11	return
00001348				702+RE7	DC	0F	
00001348				703+	DROP	R5	
00001348	99334455 66778800			704	DC	XL16' 99334455667788000000000000009023C'	V1
00001350	00000000 0009023C						
00001358	99334455 66778800			705	DC	XL16' 99334455667788000000000000009023C'	source
00001360	00000000 0009023C						
				706			
00001368	00000000			707	DC	F' 0'	END OF TABLE
0000136C	00000000			708	DC	F' 0'	
				709 *			
				710 *	table of pointers to individual load test		
				711 *			
00001370				712 E6TESTS	DS	0F	
				713	PTTABLE		
00001370				714+TTABLE	DS	0F	
00001370	00001100			715+	DC	A(T1)	address of test
00001374	00001158			716+	DC	A(T2)	address of test
00001378	000011B0			717+	DC	A(T3)	address of test
0000137C	00001208			718+	DC	A(T4)	address of test
00001380	00001260			719+	DC	A(T5)	address of test
00001384	000012B8			720+	DC	A(T6)	address of test
00001388	00001310			721+	DC	A(T7)	address of test
				722+*			
0000138C	00000000			723+	DC	A(0)	END OF TABLE
00001390	00000000			724+	DC	A(0)	
				725			
00001394	00000000			726	DC	F' 0'	END OF TABLE



LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				729	*****
				730	*            Register equates
				731	*****
		00000000	00000001	733 R0	EQU 0
		00000001	00000001	734 R1	EQU 1
		00000002	00000001	735 R2	EQU 2
		00000003	00000001	736 R3	EQU 3
		00000004	00000001	737 R4	EQU 4
		00000005	00000001	738 R5	EQU 5
		00000006	00000001	739 R6	EQU 6
		00000007	00000001	740 R7	EQU 7
		00000008	00000001	741 R8	EQU 8
		00000009	00000001	742 R9	EQU 9
		0000000A	00000001	743 R10	EQU 10
		0000000B	00000001	744 R11	EQU 11
		0000000C	00000001	745 R12	EQU 12
		0000000D	00000001	746 R13	EQU 13
		0000000E	00000001	747 R14	EQU 14
		0000000F	00000001	748 R15	EQU 15
				750	*****
				751	*            Register equates
				752	*****
		00000000	00000001	754 V0	EQU 0
		00000001	00000001	755 V1	EQU 1
		00000002	00000001	756 V2	EQU 2
		00000003	00000001	757 V3	EQU 3
		00000004	00000001	758 V4	EQU 4
		00000005	00000001	759 V5	EQU 5
		00000006	00000001	760 V6	EQU 6
		00000007	00000001	761 V7	EQU 7
		00000008	00000001	762 V8	EQU 8
		00000009	00000001	763 V9	EQU 9
		0000000A	00000001	764 V10	EQU 10
		0000000B	00000001	765 V11	EQU 11
		0000000C	00000001	766 V12	EQU 12
		0000000D	00000001	767 V13	EQU 13
		0000000E	00000001	768 V14	EQU 14
		0000000F	00000001	769 V15	EQU 15
		00000010	00000001	770 V16	EQU 16
		00000011	00000001	771 V17	EQU 17
		00000012	00000001	772 V18	EQU 18
		00000013	00000001	773 V19	EQU 19
		00000014	00000001	774 V20	EQU 20
		00000015	00000001	775 V21	EQU 21















DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

**Entry: 0**

<b>Image</b>	<b>IMAGE</b>	<b>5020</b>	<b>0000- 139B</b>	<b>0000- 139B</b>
<b>Regi on</b>		<b>5020</b>	<b>0000- 139B</b>	<b>0000- 139B</b>
<b>CSECT</b>	<b>ZVE6TST</b>	<b>5020</b>	<b>0000- 139B</b>	<b>0000- 139B</b>

STMT	FILE NAME
------	-----------

1	/home/tn529/sharedvfp/tests/zvector-e6-08-VLRLR.asm
---	-----------------------------------------------------

**\*\* NO ERRORS FOUND \*\***