

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * Zvector E6 instruction tests for VRR-g encoded:
				5 *
				6 * E65F VTP - VECTOR TEST DECIMAL
				7 *
				8 * James Wekel June 2024
				9 *****
				10
				11 *****
				12 *
				13 * basic instruction tests
				14 *
				15 *****
				16 * This program tests proper functioning of the z/arch E6 VRR-g vector
				17 * test decimal. Exceptions are not tested.
				18 *
				19 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				20 * obvious coding errors. None of the tests are thorough. They are
				21 * NOT designed to test all aspects of any of the instructions.
				22 *
				23 *****
				24 *
				25 * *Testcase zvector-e6-14-testdecimal: VECTOR E6 VRR-g instruction
				26 * *
				27 * * Zvector E6 tests for VRR-g encoded instruction:
				28 * *
				29 * * E65F VTP - VECTOR TEST DECIMAL
				30 * *
				31 * * # -----
				32 * * # This tests only the basic function of the instruction.
				33 * * # Exceptions are NOT tested.
				34 * * # -----
				35 * *
				36 * main size 2
				37 * numcpu 1
				38 * sysclear
				39 * archlvl z/Arch
				40 *
				41 * diag8cmd enable # (needed for messages to Hercules console)
				42 * loadcore "\$(testpath)/zvector-e6-14-testdecimal.core" 0x0
				43 * diag8cmd disable # (reset back to default)
				44 *
				45 * *Done
				46
				47 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				49 *****
				50 * FCHECK Macro - Is a Facility Bit set?
				51 *
				52 * If the facility bit is NOT set, an message is issued and
				53 * the test is skipped.
				54 *
				55 * Fcheck uses R0, R1 and R2
				56 *
				57 * eg. FCHECK 134, 'vector-packed-decimal'
				58 *****
				59 MACRO
				60 FCHECK &BITNO, &NOTSETMSG
				61 . * &BITNO : facility bit number to check
				62 . * &NOTSETMSG : 'facility name'
				63 LCLA &FBBYTE Facility bit in Byte
				64 LCLA &FBBIT Facility bit within Byte
				65
				66 LCLA &L(8)
				67 &L(1) SetA 128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
				68
				69 &FBBYTE SETA &BITNO/8
				70 &FBBIT SETA &L((&BITNO-(&FBBYTE*8))+1)
				71 . * MNOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				72
				73 B X&SYSNDX
				74 * Fcheck data area
				75 * skip messgae
				76 SKT&SYSNDX DC C' Skipping tests: '
				77 DC C&NOTSETMSG
				78 DC C' facility (bit &BITNO) is not installed.'
				79 SKL&SYSNDX EQU *-SKT&SYSNDX
				80 * facility bits
				81 DS FD gap
				82 FB&SYSNDX DS 4FD
				83 DS FD gap
				84 *
				85 X&SYSNDX EQU *
				86 LA R0, ((X&SYSNDX- FB&SYSNDX)/8)-1
				87 STFLE FB&SYSNDX get facility bits
				88
				89 XGR R0, R0
				90 IC R0, FB&SYSNDX+&FBBYTE get fbit byte
				91 N R0, =F' &FBBIT' is bit set?
				92 BNZ XC&SYSNDX
				93 *
				94 * facility bit not set, issue message and exit
				95 *
				96 LA R0, SKL&SYSNDX message length
				97 LA R1, SKT&SYSNDX message address
				98 BAL R2, MSG
				99
				100 B EOJ
				101 XC&SYSNDX EQU *
				102 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				124 *****
				125 * The actual "ZVE6TST" program itself...
				126 *****
				127 *
				128 * Architecture Mode: z/Arch
				129 * Register Usage:
				130 *
				131 * R0 (work)
				132 * R1-4 (work)
				133 * R5 Testing control table - current test base
				134 * R6- R7 (work)
				135 * R8 First base register
				136 * R9 Second base register
				137 * R10 Third base register
				138 * R11 E6TEST call return
				139 * R12 E6TESTS register
				140 * R13 (work)
				141 * R14 Subroutine call
				142 * R15 Secondary Subroutine call or work
				143 *
				144 *****
00000200		00000200		146 USING BEGIN, R8 FIRST Base Register
00000200		00001200		147 USING BEGIN+4096, R9 SECOND Base Register
00000200		00002200		148 USING BEGIN+8192, R10 THIRD Base Register
				149
00000200	0580			150 BEGIN BALR R8, 0 Initalize FIRST base register
00000202	0680			151 BCTR R8, 0 Initalize FIRST base register
00000204	0680			152 BCTR R8, 0 Initalize FIRST base register
				153
00000206	4190 8800		00000800	154 LA R9, 2048(, R8) Initalize SECOND base register
0000020A	4190 9800		00000800	155 LA R9, 2048(, R9) Initalize SECOND base register
				156
0000020E	41A0 9800		00000800	157 LA R10, 2048(, R9) Initalize THIRD base register
00000212	41A0 A800		00000800	158 LA R10, 2048(, R10) Initalize THIRD base register
				159
00000216	B600 82C4		000004C4	160 STCTL R0, R0, CTLR0 Store CRO to enable AFP
0000021A	9604 82C5		000004C5	161 OI CTLR0+1, X' 04' Turn on AFP bit
0000021E	9602 82C5		000004C5	162 OI CTLR0+1, X' 02' Turn on Vector bit
00000222	B700 82C4		000004C4	163 LCTL R0, R0, CTLR0 Reload updated CRO
				164
				165 *****
				166 * Is Vector packed-decimal facility installed (bit 134)
				167 *****
				168
00000226	47F0 80B0		000002B0	169 FCHECK 134, ' vector-packed- decimal '
				170+ B X0001
				171+* Fcheck data area
				172+* skip messgae
0000022A	40404040 40404040			173+SKT0001 DC C' Skipping tests: '
00000244	A58583A3 96996097			174+ DC C' vector-packed-decimal '
00000259	40868183 899389A3			175+ DC C' facility (bit 134) is not installed. '
		00000054 00000001		176+SKL0001 EQU *- SKT0001
				177+* facility bits
00000280	00000000 00000000			178+ DS FD gap
00000288	00000000 00000000			179+FB0001 DS 4FD

[illegible]

[illegible]

[illegible]

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				351 *****
				352 * Normal completion or Abnormal termination PSWs
				353 *****
00000498	00020001 80000000			355 E0JPSW DC OD' 0' , X' 0002000180000000' , AD(0)
000004A8	B2B2 8298		00000498	357 E0J LPSWE E0JPSW Normal completion
000004B0	00020001 80000000			359 FAILPSW DC OD' 0' , X' 0002000180000000' , AD(X' BAD')
000004C0	B2B2 82B0		000004B0	361 FAILTEST LPSWE FAILPSW Abnormal termination
				363 *****
				364 * Working Storage
				365 *****
000004C4	00000000			367 CTLR0 DS F CRO
000004C8	00000000			368 DS F
000004CC				370 LTORG , Literals pool
000004CC	00000002			371 =F' 2'
000004D0	0000138C			372 =A(E6TESTS)
000004D4	00000003			373 =XL4' 3'
000004D8	00000001			374 =F' 1'
000004DC	0000			375 =H' 0'
000004DE	005F			376 =AL2(L' MSGMSG)
				377
				378 * some constants
				379
	00000400	00000001		380 K EQU 1024 One KB
	00001000	00000001		381 PAGE EQU (4*K) Size of one page
	00010000	00000001		382 K64 EQU (64*K) 64 KB
	00100000	00000001		383 MB EQU (K*K) 1 MB
				384
				385
	AABBCCDD	00000001		386 REG2PATT EQU X' AABBCCDD' Polluted Register pattern
	000000DD	00000001		387 REG2LOW EQU X' DD' (last byte above)

[illegible]

[illegible]

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				472 *****
				473 * Macros to help build test tables
				474 *-----
				475 * VRR_G Macro to help build test tables
				476 *****
				477 MACRO
				478 VRR_G &INST, &CC
				479 . * &INST - instruction under test
				480 . * &CC - expected CC
				481 . *
				482 LCLA &XCC(4) &CC has mask values for FAILED condition codes
				483 &XCC(1) SETA 7 CC != 0
				484 &XCC(2) SETA 11 CC != 1
				485 &XCC(3) SETA 13 CC != 2
				486 &XCC(4) SETA 14 CC != 3
				487
				488 GBLA &TNUM
				489 &TNUM SETA &TNUM+1
				490
				491 DS 0FD
				492 USING *, R5 base for test data and test routine
				493
				494 T&TNUM DC A(X&TNUM) address of test routine
				495 DC H' &TNUM test number
				496 DC XL1' 00'
				497 DC HL1' &CC'
				498 DC HL1' &XCC(&CC+1)' cc failed mask
				499
				500 DC CL8' &INST' instruction name
				501
				502 DC A(16) result length
				503 REA&TNUM DC A(RE&TNUM) result address
				504 . *
				505 * INSTRUCTION UNDER TEST ROUTINE
				506 X&TNUM DS 0F
				507 VL V1, RE&TNUM get V1 source
				508
				509 &INST V1 test instruction
				510
				511 EPSW R2, R0 exptract psw
				512 ST R2, CCPSW to save CC
				513
				514 BR R11 return
				515
				516 RE&TNUM DC 0F
				517 DROP R5
				518
				519 MEND

521	*****		
522	*	PTTABLE Macro to generate table of pointers to individual tests	
523	*****		
524			
525		MACRO	
526		PTTABLE	
527		GBLA	&TNUM
528		LCLA	&CUR
529	&CUR	SETA	1
530	. *		
531	TTABLE	DS	OF
532	. LOOP	ANOP	
533	. *		
534		DC	A(T&CUR) address of test
535	. *		
536	&CUR	SETA	&CUR+1
537		AIF	(&CUR LE &TNUM) . LOOP
538	*		
539		DC	A(0) END OF TABLE
540		DC	A(0)
541	. *		
542		MEND	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				544 *****	
				545 * E6 VRR_G tests	
				546 *****	
00001148		00000000	000013BB	547 ZVE6TST CSECT ,	
				548 DS 0F	
				550 PRINT DATA	
				551 *	
				552 * E65F VTP - VECTOR TEST DECIMAL	
				553 * VRR_G instr, cc	
				554 * followed by	
				555 * v1 - 16 byte source	
				556	
				557 * -----	
				558 * VTP - VECTOR TEST DECIMAL	
				559 * -----	
				560 * VTP simple	
				561	
				562 * digits valid, sign valid	
00001148				563 VRR_G VTP, 0	
00001148				564+ DS 0FD	
00001148		00001148		565+ USING *, R5	base for test data and test routine
00001148	00001164			566+T1 DC A(X1)	address of test routine
0000114C	0001			567+ DC H' 1'	test number
0000114E	00			568+ DC XL1' 00'	
0000114F	00			569+ DC HL1' 0'	cc
00001150	07			570+ DC HL1' 7'	cc failed mask
00001151	E5E3D740 40404040			571+ DC CL8' VTP'	instruction name
0000115C	00000010			572+ DC A(16)	result length
00001160	0000117C			573+REA1 DC A(RE1)	result address
				574+*	INSTRUCTION UNDER TEST ROUTINE
00001164				575+X1 DS 0F	
00001164	E710 5034 0006		0000117C	576+ VL V1, RE1	get V1 source
0000116A	E601 0000 005F			577+ VTP V1	test instruction
00001170	B98D 0020			578+ EPSW R2, R0	exptract psw
00001174	5020 8E9C		0000109C	579+ ST R2, CCPSW	to save CC
00001178	07FB			580+ BR R11	return
0000117C				581+RE1 DC 0F	
0000117C				582+ DROP R5	
0000117C	00000000 00000000			583 DC XL16' 000000000000000000000000000000C'	V1 source
00001184	00000000 0000000C				
				584	
				585 VRR_G VTP, 0	
00001190				586+ DS 0FD	
00001190		00001190		587+ USING *, R5	base for test data and test routine
00001190	000011AC			588+T2 DC A(X2)	address of test routine
00001194	0002			589+ DC H' 2'	test number
00001196	00			590+ DC XL1' 00'	
00001197	00			591+ DC HL1' 0'	cc
00001198	07			592+ DC HL1' 7'	cc failed mask
00001199	E5E3D740 40404040			593+ DC CL8' VTP'	instruction name
000011A4	00000010			594+ DC A(16)	result length
000011A8	000011C4			595+REA2 DC A(RE2)	result address
				596+*	INSTRUCTION UNDER TEST ROUTINE
000011AC				597+X2 DS 0F	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000011AC	E710 5034 0006		000011C4	598+	VL	V1, RE2	get V1 source
000011B2	E601 0000 005F			599+	VTP	V1	test instruction
000011B8	B98D 0020			600+	EPSW	R2, R0	exptract psw
000011BC	5020 8E9C		0000109C	601+	ST	R2, CCPSW	to save CC
000011C0	07FB			602+	BR	R11	return
000011C4				603+RE2	DC	0F	
000011C4				604+	DROP	R5	
000011C4	00000000 00000000			605	DC	XL16' 000000000000000000001234500000000D'	V1 source
000011CC	00123450 0000000D						
				606			
				607 * digits valid, sign invalid			
				608	VRR_G	VTP, 1	
000011D8				609+	DS	0FD	
000011D8		000011D8		610+	USING	*, R5	base for test data and test routine
000011D8	000011F4			611+T3	DC	A(X3)	address of test routine
000011DC	0003			612+	DC	H' 3'	test number
000011DE	00			613+	DC	XL1' 00'	
000011DF	01			614+	DC	HL1' 1'	cc
000011E0	0B			615+	DC	HL1' 11'	cc failed mask
000011E1	E5E3D740 40404040			616+	DC	CL8' VTP'	instruction name
000011EC	00000010			617+	DC	A(16)	result length
000011F0	0000120C			618+REA3	DC	A(RE3)	result address
				619+*			INSTRUCTION UNDER TEST ROUTINE
000011F4				620+X3	DS	0F	
000011F4	E710 900C 0006		0000120C	621+	VL	V1, RE3	get V1 source
000011FA	E601 0000 005F			622+	VTP	V1	test instruction
00001200	B98D 0020			623+	EPSW	R2, R0	exptract psw
00001204	5020 8E9C		0000109C	624+	ST	R2, CCPSW	to save CC
00001208	07FB			625+	BR	R11	return
0000120C				626+RE3	DC	0F	
0000120C				627+	DROP	R5	
0000120C	00000000 00000000			628	DC	XL16' 00000000000000000000000000000009'	V1 source
00001214	00000000 00000009						
				629			
				630	VRR_G	VTP, 1	
00001220				631+	DS	0FD	
00001220		00001220		632+	USING	*, R5	base for test data and test routine
00001220	0000123C			633+T4	DC	A(X4)	address of test routine
00001224	0004			634+	DC	H' 4'	test number
00001226	00			635+	DC	XL1' 00'	
00001227	01			636+	DC	HL1' 1'	cc
00001228	0B			637+	DC	HL1' 11'	cc failed mask
00001229	E5E3D740 40404040			638+	DC	CL8' VTP'	instruction name
00001234	00000010			639+	DC	A(16)	result length
00001238	00001254			640+REA4	DC	A(RE4)	result address
				641+*			INSTRUCTION UNDER TEST ROUTINE
0000123C				642+X4	DS	0F	
0000123C	E710 5034 0006		00001254	643+	VL	V1, RE4	get V1 source
00001242	E601 0000 005F			644+	VTP	V1	test instruction
00001248	B98D 0020			645+	EPSW	R2, R0	exptract psw
0000124C	5020 8E9C		0000109C	646+	ST	R2, CCPSW	to save CC
00001250	07FB			647+	BR	R11	return
00001254				648+RE4	DC	0F	
00001254				649+	DROP	R5	
00001254	00000000 00000000			650	DC	XL16' 0000000000000000000012345000000000'	V1 source
0000125C	00123450 00000000						

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				651	
				652 * a digit invalid, sign valid	
00001268				653	VRR_G VTP, 2
00001268		00001268		654+	DS OFD
00001268	00001284			655+	USING *, R5
0000126C	0005			656+T5	DC A(X5)
0000126E	00			657+	DC H' 5'
0000126F	02			658+	DC XL1' 00'
00001270	0D			659+	DC HL1' 2'
00001271	E5E3D740 40404040			660+	DC HL1' 13'
0000127C	00000010			661+	DC CL8' VTP'
00001280	0000129C			662+	DC A(16)
				663+REA5	DC A(RE5)
				664+*	INSTRUCTION UNDER TEST ROUTINE
00001284				665+X5	DS OF
00001284	E710 5034 0006		0000129C	666+	VL V1, RE5
0000128A	E601 0000 005F			667+	VTP V1
00001290	B98D 0020			668+	EPSW R2, R0
00001294	5020 8E9C		0000109C	669+	ST R2, CCPSW
00001298	07FB			670+	BR R11
0000129C				671+RE5	DC OF
0000129C				672+	DROP R5
0000129C	00000000 0FF00000			673	DC XL16' 000000000FF00000000000000000000C' V1 source
000012A4	00000000 0000000C				
				674	
				675	VRR_G VTP, 2
000012B0				676+	DS OFD
000012B0		000012B0		677+	USING *, R5
000012B0	000012CC			678+T6	DC A(X6)
000012B4	0006			679+	DC H' 6'
000012B6	00			680+	DC XL1' 00'
000012B7	02			681+	DC HL1' 2'
000012B8	0D			682+	DC HL1' 13'
000012B9	E5E3D740 40404040			683+	DC CL8' VTP'
000012C4	00000010			684+	DC A(16)
000012C8	000012E4			685+REA6	DC A(RE6)
				686+*	INSTRUCTION UNDER TEST ROUTINE
000012CC				687+X6	DS OF
000012CC	E710 5034 0006		000012E4	688+	VL V1, RE6
000012D2	E601 0000 005F			689+	VTP V1
000012D8	B98D 0020			690+	EPSW R2, R0
000012DC	5020 8E9C		0000109C	691+	ST R2, CCPSW
000012E0	07FB			692+	BR R11
000012E4				693+RE6	DC OF
000012E4				694+	DROP R5
000012E4	F0F00000 00000000			695	DC XL16' F0F0000000000000001234500000000F' V1 source
000012EC	00123450 0000000F				
				696	
				697 * a digit invalid, sign invalid	
				698	VRR_G VTP, 3
000012F8				699+	DS OFD
000012F8		000012F8		700+	USING *, R5
000012F8	00001314			701+T7	DC A(X7)
000012FC	0007			702+	DC H' 7'
000012FE	00			703+	DC XL1' 00'
000012FF	03			704+	DC HL1' 3'
					cc

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001300	0E			705+	DC	HL1' 14'	cc failed mask
00001301	E5E3D740 40404040			706+	DC	CL8' VTP'	instruction name
0000130C	00000010			707+	DC	A(16)	result length
00001310	0000132C			708+REA7	DC	A(RE7)	result address
				709+*			INSTRUCTION UNDER TEST ROUTINE
00001314				710+X7	DS	0F	
00001314	E710 5034 0006		0000132C	711+	VL	V1, RE7	get V1 source
0000131A	E601 0000 005F			712+	VTP	V1	test instruction
00001320	B98D 0020			713+	EPSW	R2, R0	exptract psw
00001324	5020 8E9C		0000109C	714+	ST	R2, CCPSW	to save CC
00001328	07FB			715+	BR	R11	return
0000132C				716+RE7	DC	0F	
0000132C				717+	DROP	R5	
0000132C	00000000 0FF00000			718	DC	XL16' 000000000FF00000000000000000009'	V1 source
00001334	00000000 00000009						
				719			
				720	VRR_G	VTP, 3	
00001340				721+	DS	0FD	
00001340		00001340		722+	USING	*, R5	base for test data and test routine
00001340	0000135C			723+T8	DC	A(X8)	address of test routine
00001344	0008			724+	DC	H' 8'	test number
00001346	00			725+	DC	XL1' 00'	
00001347	03			726+	DC	HL1' 3'	cc
00001348	0E			727+	DC	HL1' 14'	cc failed mask
00001349	E5E3D740 40404040			728+	DC	CL8' VTP'	instruction name
00001354	00000010			729+	DC	A(16)	result length
00001358	00001374			730+REA8	DC	A(RE8)	result address
				731+*			INSTRUCTION UNDER TEST ROUTINE
0000135C				732+X8	DS	0F	
0000135C	E710 5034 0006		00001374	733+	VL	V1, RE8	get V1 source
00001362	E601 0000 005F			734+	VTP	V1	test instruction
00001368	B98D 0020			735+	EPSW	R2, R0	exptract psw
0000136C	5020 8E9C		0000109C	736+	ST	R2, CCPSW	to save CC
00001370	07FB			737+	BR	R11	return
00001374				738+RE8	DC	0F	
00001374				739+	DROP	R5	
00001374	F0F00000 00000000			740	DC	XL16' F0F00000000000000012345000000002'	V1 source
0000137C	00123450 00000002						
				741			
00001384	00000000			742	DC	F' 0'	END OF TABLE
00001388	00000000			743	DC	F' 0'	
				744 *			
				745 *			table of pointers to individual load test
				746 *			
0000138C				747 E6TESTS	DS	0F	
				748	PTTABLE		
0000138C				749+TTABLE	DS	0F	
0000138C	00001148			750+	DC	A(T1)	address of test
00001390	00001190			751+	DC	A(T2)	address of test
00001394	000011D8			752+	DC	A(T3)	address of test
00001398	00001220			753+	DC	A(T4)	address of test
0000139C	00001268			754+	DC	A(T5)	address of test
000013A0	000012B0			755+	DC	A(T6)	address of test
000013A4	000012F8			756+	DC	A(T7)	address of test
000013A8	00001340			757+	DC	A(T8)	address of test
				758+*			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				765 *****	
				766 * Register equates	
				767 *****	
		00000000	00000001	769 R0	EQU 0
		00000001	00000001	770 R1	EQU 1
		00000002	00000001	771 R2	EQU 2
		00000003	00000001	772 R3	EQU 3
		00000004	00000001	773 R4	EQU 4
		00000005	00000001	774 R5	EQU 5
		00000006	00000001	775 R6	EQU 6
		00000007	00000001	776 R7	EQU 7
		00000008	00000001	777 R8	EQU 8
		00000009	00000001	778 R9	EQU 9
		0000000A	00000001	779 R10	EQU 10
		0000000B	00000001	780 R11	EQU 11
		0000000C	00000001	781 R12	EQU 12
		0000000D	00000001	782 R13	EQU 13
		0000000E	00000001	783 R14	EQU 14
		0000000F	00000001	784 R15	EQU 15
				786 *****	
				787 * Register equates	
				788 *****	
		00000000	00000001	790 V0	EQU 0
		00000001	00000001	791 V1	EQU 1
		00000002	00000001	792 V2	EQU 2
		00000003	00000001	793 V3	EQU 3
		00000004	00000001	794 V4	EQU 4
		00000005	00000001	795 V5	EQU 5
		00000006	00000001	796 V6	EQU 6
		00000007	00000001	797 V7	EQU 7
		00000008	00000001	798 V8	EQU 8
		00000009	00000001	799 V9	EQU 9
		0000000A	00000001	800 V10	EQU 10
		0000000B	00000001	801 V11	EQU 11
		0000000C	00000001	802 V12	EQU 12
		0000000D	00000001	803 V13	EQU 13
		0000000E	00000001	804 V14	EQU 14
		0000000F	00000001	805 V15	EQU 15
		00000010	00000001	806 V16	EQU 16
		00000011	00000001	807 V17	EQU 17
		00000012	00000001	808 V18	EQU 18
		00000013	00000001	809 V19	EQU 19
		00000014	00000001	810 V20	EQU 20
		00000015	00000001	811 V21	EQU 21

[illegible]

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	5052	0000- 13BB	0000- 13BB
Regi on		5052	0000- 13BB	0000- 13BB
CSECT	ZVE6TST	5052	0000- 13BB	0000- 13BB

STM

FILE NAME

1

/home/tn529/sharedvfp/tests/zvector-e6-14-testdecimal.asm

** NO ERRORS FOUND **